Low power implementation of an AES 128-bit encryption

Not every innovative design/technology initially meets all of its design goals. Though there may be versions which complies with all of these parameters, many a times there occurs variants of these design/technology which accomplishes one or more parameter while comprising with one or the other. "The Advanced Encryption Standard (AES), also known as Rijndael, is a specification for the encryption of electronic data established by the U.S. National Institute of Standards and Technology (NIST) in 2001". Many speed and security optimized variants of this architecture were developed, since most among them were employed over purely software platform. Silicon die design and validation cost forced early hardware implementations to be keen on area optimization, later the focus was changed to other parameters such as maximizing throughput with comprising area, power etc. This work concentrates on reducing the present power elements of the hardware implementations without losing the integrity or compromising the security, and make the architecture compatible for Low-power applications, where execution rate is not much of a consideration. Three variants of codes were synthesized and analyzed using Synopsis Design compiler with 45nm NanGate Open Cell library and TMSC 180nm technology nodes. The results obtained were promising when compared with results already published.